

# UNIT-2

## Programmable Digital Signal Processors

### 3.1 Introduction:

Leading manufacturers of integrated circuits such as Texas Instruments (TI), Analog devices & Motorola manufacture the digital signal processor (DSP) chips. These manufacturers have developed a range of DSP chips with varied complexity.

The TMS320 family consists of two types of single chips DSPs: 16-bit fixed point & 32-bit floating-point. These DSPs possess the operational flexibility of high-speed controllers and the numerical capability of array processors

### 3.2 Commercial Digital Signal-Processing Devices:

There are several families of commercial DSP devices. Right from the early eighties, when these devices began to appear in the market, they have been used in numerous applications, such as communication, control, computers, Instrumentation, and consumer electronics. The architectural features and the processing power of these devices have been constantly upgraded based on the advances in technology and the application needs. However, their basic versions, most of them have Harvard architecture, a single-cycle hardware multiplier, an address generation unit with dedicated address registers, special addressing modes, on-chip peripherals interfaces. Of the various families of programmable DSP devices that are commercially available, the three most popular ones are those from Texas Instruments, Motorola, and Analog Devices. Texas Instruments was one of the first to come out with a commercial programmable DSP with the introduction of its TMS32010 in 1982.

### Summary of the Architectural Features of three fixed-Points DSPs

Architectural Feature	TMS320C25	DSP 56000	ADSP2100
Data representation format	16-bit fixed	24-bit fixed point	16-bit fixed point
Hardware multiplier	16 x 16	24 x 24	16 x 16
ALU	32 bits	56 bits	40 bits
Internal buses	16-bit program bus 16-bit data bus	24-bit program bus 2 x 24-bit data buses 24-bit global	24-bit program bus 16-bit data bus 16-bit result


External buses	16-bit program/data bus	databus 24-bit program/data bus	bus 24-bit program bus 16-bit data bus
On-chip Memory	544 words RAM 4K words ROM	512 words PROM 2 x 256 words data RAM 2 x 256 words data ROM	-
Off-chip memory	64 K words program 64k words data	64K words program 2 x 64K words data	16K words program 16K words data 16 words program
Cache memory	-	-	125 nsecc.
Instruction cycle time	100 nsec	97.5 nsec.	
Special addressing modes	Bit reversed	Modulo Bit reversed	Modulo Bit reversed
Data address generators	1	2	2
Interfacing features	Synchronous serial I/O DMA	Synchronous and Asynchronous serial I/O DMA	DMA

### 3.3. The architecture of TMS320C54xx digital signal processors:

TMS320C54xx processors retain in the basic Harvard architecture of their predecessor, TMS320C25, but have several additional features, which improve their performance over it. Figure 3.1 shows a functional block diagram of TMS320C54xx processors. They have one program and three data memory spaces with separate buses, which provide simultaneous accesses to program instruction and two data operands and enable writing of result at the same time. Part of the memory is implemented on-chip and consists of combinations of ROM, dual-access RAM, and single-access RAM. Transfers between the memory spaces are also possible.

The central processing unit (CPU) of TMS320C54xx processors consists of a 40-bit arithmetic logic unit (ALU), two 40-bit accumulators, a barrel shifter, a 17x17 multiplier, a 40-bit adder, data address generation logic (DAGEN) with its own arithmetic unit, and program address generation logic (PAGEN). These major functional units are supported by a number of registers and logic in the architecture. A powerful instruction set with a hardware-supported, single-instruction repeat and block repeat operations, block memory move instructions, instructions that pack two or three simultaneous reads, and arithmetic instructions with parallel store and load make these devices very efficient for running high-speed DSP algorithms.

Several peripherals, such as a clock generator, a hardware timer, a wait state generator, parallel I/O ports, and serial I/O ports, are also provided on-chip. These peripherals make it convenient to interface the signal processors to the outside world. In these following sections, we examine in detail the various architectural features of the TMS320C54xx family of processors.



**Figure 3.1.** Functional architecture for TMS320C54xx processors.

### 3.3.1 Bus Structure:

The performance of a processor gets enhanced with the provision of multiple buses to provide simultaneous access to various parts of memory or peripherals. The 54xx architecture is built around four pairs of 16-bit buses with each pair consisting of an address bus and a data bus. As shown in Figure


3.1, these are The program bus pair (**PAB, PB**); which carries the instruction code from the program memory. Threedatabuspairs(**CAB, CB; DAB, DB; and EAB, EB**); whichinterconnectedthevarious units within the CPU. In Addition the pair CAB, CB and DAB, DB are used to read from the data memory, while The pair **EAB, EB**; carries the data to be written to the memory. The '54xxcangenerate up to two data-memory addresses per cycle using the two auxiliary register arithmeticunit (ARAU0 and ARAU1) in the DAGEN block. This enables accessing two operands simultaneously.

### 3.3.2 CentralProcessingUnit(CPU):

The'54xxCPUiscommontoallthe'54xxdevices.The'54xxCPUcontainsa40-bitarithmetic logic unit (**ALU**); two 40-bit accumulators (**A** and **B**); a barrel shifter; a 17 x 17-bit multiplier; a 40-bit adder; a compare, select and store unit (**CSSU**); an exponent encoder(**EXP**); a data address generation unit (**DAGEN**); and a program address generation unit (**PAGEN**).

The ALU performs 2's complement arithmetic operations and bit-level Boolean operations on 16, 32, and 40-bit words. It can also function as two separate 16-bit ALUs andperformtwo16-bitoperationssimultaneously. Figure3.2showthefunctionaldiagramoftheALU of the TMS320C54xx family of devices.


**Accumulators A and B** store the output from the ALU or the multiplier/adder block and provide a second input to the ALU. Each accumulators is divided into three parts: guards bits (bits 39-32), high-orderword(bits-31-16),andlow-orderword(bits15-0),whichcanbestoredandretrievedindividually. Each accumulator ismemory-mapped and partitioned. It can be configured as the destination registers. The guard bits are used as a head margin for computations.



**Figure 3.2.** Functional diagram of the central processing unit of the TMS320C54xx processors.

**Barrel shifter:** provides the capability to scale the data during an operand read or write.


No overhead is required to implement the shift needed for the scaling operations. The '54xx barrel shifter can produce a left shift of 0 to 31 bits or a right shift of 0 to 16 bits on the input data. The shift count field of status registers ST1, or in the temporary register T. Figure 3.3 shows the functional diagram of the barrel shifter of TMS320C54xx processors. The barrel shifter and the exponent encoder normalize the values in an accumulator in a single cycle. The LSBs of the output are filled with 0s, and the MSBs can be either zero filled or sign extended, depending on the state of the sign-extension mode bit in the status register ST1. An additional shift capability enables the processor to perform numerical scaling, bit extraction, extended arithmetic, and overflow prevention operations.



**Figure 3.3.** Functional diagram of the barrel shifter

**Multiplier/adder unit:** The kernel of the DSP device architecture is multiplier/adder unit. The multiplier/adder unit of TMS320C54xx devices performs 17 x 17 2's complement multiplication with a 40-bit addition effectively in a single instruction cycle.

In addition to the multiplier and adder, the unit consists of control logic for integer and fractional computations and a 16-bit temporary storage register, T. Figure 3.4 shows the functional diagram of the multiplier/adder unit of TMS320C54xx processors. The compare, select, and store unit (CSSU) is a hardware unit specifically incorporated to accelerate the add/compare/select operation. This operation is essential to implement the *Viterbi* algorithm used in many signal-processing applications. The exponent encoder unit supports the EXP instructions, which stores in the T register the number of leading redundant bits of the accumulator content. This information is useful while shifting the accumulator content for the purpose of scaling.



**Figure 3.4.** Functional diagram of the multiplier/adder unit of TMS320C54xx processors.

### 3.3.3 Internal Memory and Memory-Mapped Registers:

The amount and the types of memory of a processor have direct relevance to the efficiency and performance obtainable in implementations with the processors. The '54xx memory is organized into three individually selectable spaces: program, data, and I/O spaces. All '54xx devices contain both RAM and ROM. RAM can be either dual-access type (DARAM) or single-access type (SARAM). The on-chip RAM for these processors is organized in pages having 128 word locations on each page.

The '54xx processors have an number of CPU registers to support operand addressing and computations. The CPU registers and peripheral registers are all located on page 0 of the data memory. Figure 3.5(a) and (b) shows the internal CPU registers and peripheral registers with their addresses. The processors mode status (PMST) registers

that is used to configure the processor. It is a memory-mapped register located at address 1Dh on page 0 of the RAM. A part of on-chip ROM may contain a boot loader and look-up tables for function such as sine, cosine,  $\mu$ -law, and A-law.

NAME	DEC	HEX	DESCRIPTION
IMR	0	0	Interrupt mask register
IFR	1	1	Interrupt flag register
—	2–5	2–5	Reserved for testing
ST0	6	6	Status register 0
ST1	7	7	Status register 1
AL	8	8	Accumulator A low word (15–0)
AH	9	9	Accumulator A high word (31–16)
AG	10	A	Accumulator A guard bits (39–32)
BL	11	B	Accumulator B low word (15–0)
BH	12	C	Accumulator B high word (31–16)
BG	13	D	Accumulator B guard bits (39–32)
TREG	14	E	Temporary register
TRN	15	F	Transition register
AR0	16	10	Auxiliary register 0
AR1	17	11	Auxiliary register 1
AR2	18	12	Auxiliary register 2
AR3	19	13	Auxiliary register 3
AR4	20	14	Auxiliary register 4
AR5	21	15	Auxiliary register 5
AR6	22	16	Auxiliary register 6
AR7	23	17	Auxiliary register 7
SP	24	18	Stack pointer register
BK	25	19	Circular buffer size register
BRC	26	1A	Block repeat counter
RSA	27	1B	Block repeat start address
REA	28	1C	Block repeat end address
PMST	29	1D	Processor mode status (PMST) register
XPC	30	1E	Extended program page register
—	31	1F	Reserved

Figure 3.5(a) Internal memory-mapped registers of TMS320C54xx processors

NAME	ADDRESS		DESCRIPTION
	DEC	HEX	
DRR20	32	20	McBSP 0 Data Receive Register 2
DRR10	33	21	McBSP 0 Data Receive Register 1
DXR20	34	22	McBSP 0 Data Transmit Register 2
DXR10	35	23	McBSP 0 Data Transmit Register 1
TIM	36	24	Timer Register
PRD	37	25	Timer Period Register
TCR	38	26	Timer Control Register
—	39	27	Reserved
SWWSR	40	28	Software Wait-State Register
BSCR	41	29	Bank-Switching Control Register
—	42	2A	Reserved
SWCR	43	2B	Software Wait-State Control Register
HPIC	44	2C	HPI Control Register (HMODE = 0 only)
—	45-47	2D-2F	Reserved
DRR22	48	30	McBSP 2 Data Receive Register 2
DRR12	49	31	McBSP 2 Data Receive Register 1
DXR22	50	32	McBSP 2 Data Transmit Register 2
DXR12	51	33	McBSP 2 Data Transmit Register 1
SPSA2	52	34	McBSP 2 Subbank Address Register
SPSD2	53	35	McBSP 2 Subbank Data Register
—	54-55	36-37	Reserved
SPSA0	56	38	McBSP 0 Subbank Address Register
SPSD0	57	39	McBSP 0 Subbank Data Register
—	58-59	3A-3B	Reserved
GPIOCR	60	3C	General-Purpose I/O Control Register
GPIOSR	61	3D	General-Purpose I/O Status Register
CSIDR	62	3E	Device ID Register
—	63	3F	Reserved
DRR21	64	40	McBSP 1 Data Receive Register 2
DRR11	65	41	McBSP 1 Data Receive Register 1
DXR21	66	42	McBSP 1 Data Transmit Register 2
DXR11	67	43	McBSP 1 Data Transmit Register 1
—	68-71	44-47	Reserved
SPSA1	72	48	McBSP 1 Subbank Address Register
SPSD1	73	49	McBSP 1 Subbank Data Register
—	74-83	4A-53	Reserved
DMPREC	84	54	DMA Priority and Enable Control Register
DMSA	85	55	DMA Subbank Address Register

Figure 3.5(b). peripheral registers for the TMS320C54xx processors

Status registers (ST0, ST1):

**ST0:** Contains the status of flags (OVA, OVB, C, TC) produced by arithmetic operations & bit manipulations.

**ST1:** Contains the status of various conditions & modes. Bits of ST0 & ST1 registers can be set or cleared with the SSBX & RSBX instructions.

**PMST:** Contains memory-setup status & control information.

### Status register0 diagram:

ARP (15-13)	TC (12)	C (11)	OVA (10)	OVB (9)	DP (8-0)
----------------	------------	-----------	-------------	------------	-------------

Figure3.6(a).ST0 diagram

ARP: Auxiliary register pointer. TC:

Test/control flag.

C: Carry bit.

OVA: Overflow flag for accumulator A.

OVB: Overflow flag for accumulator B.

DP: Data-memory page pointer.

### Status register1 diagram:

BRAF(15)	CPL	XF	HM	INTM	0	OVM	SXM	C16	FRCT(6)	CMPT(5)	ASM
	(14)	(13)	(12)	(11)	(10)	(9)	(8)	(7)			(4-0)

Figure3.6(b).ST1 diagram

BRAF: Block repeat active flag

BRAF=0, the block repeat is deactivated.

BRAF=1, the block repeat is activated.

CPL: Compiler mode

CPL=0, the relative direct addressing mode using data page pointer is selected. CPL=1, the relative direct addressing mode using stack pointer is selected.

**HM:** Hold mode, indicates whether the processor continues internal execution or acknowledge for external interface.

INTM: Interrupt mode, it globally masks or enables all interrupts.

INTM=0\_all unmasked interrupts are enabled.

INTM=1\_all masked interrupts are disabled.

0: Always read as 0

OVM: Overflow mode.

OVM=1\_the destination accumulator is set to either the most positive value or the most negative value. OVM=0\_the overflowed result is in destination accumulator.

SXM:Signextensionmode.

SXM=0\_Signextensionissuppressed.

SXM=1\_Data is sign extended

**C16: Dual 16 bit/double-Precision arithmetic mode.**

C16=0\_ALUoperatesindouble-Precisionarithmeticmode.

C16=1\_ALU operates in dual 16-bit arithmetic mode.

FRCT:Fractionalmode.

FRCT=1\_themultiplieroutputisleft-shiftedby1bit to compensatean extrasign bit.

CMPT:Compatibilitymode.

CMPT=0\_ARPisnotupdatedintheindirectaddressingmode. CMPT=1\_ARP is updated in the indirect addressing mode.

ASM:AccumulatorShiftMode.

5bitfield,&specifiestheShiftvaluewithin-16to15 range.

ProcessorModeStatusRegister(PMST):




Figure 3.6(c).PMST register diagram

**INTR: Interruptvectorpointer**,pointtothe128-wordprogrampagewhere theinterruptvectors reside.

**MP/MC:Microprocessor/Microcomputermode**, MP/MC=0,

the on chip ROM is enabled.

MP/MC=1,theonchipROMis enabled.

**OVLY: RAM OVERLAY**, OVLY enables on chip dual access data RAM blocks to be mapped into program space.

**AVIS:** It enables/disablestheinternalprogramadresstobevisibleattheaddress pins.

**DR0M:DataROM**,DR0Menableson-chipROMtobemappedintodataspace. CLKOFF: CLOCKOUT off.

**SMUL:SaturationonMultiplication**

SST:SaturationonStore.

### 3.4 Data Addressing Modes of TMS320C54X Processors:

Data addressing modes provide various ways to access operands to execute instructions and place results in the memory or the registers. The 54XX devices offer seven basic addressing modes

1. Immediate addressing.
2. Absolute addressing.
3. Accumulator addressing.
4. Direct addressing.
5. Indirect addressing.
6. Memory mapped addressing
7. Stack addressing.

#### 3.4.1 Immediate addressing:

The instruction contains the specific value of the operand. The operand can be short (3, 5, 8 or 9 bit in length) or long (16 bit in length). The instruction syntax for short operands occupies one memory location, Example: LD#20, DP.

RPT#0FFFFh.

#### 3.4.2 Absolute Addressing:

The instruction contains a specified address in the operand.

1. Dmad addressing. MVDKSmem, dmad, MVDMDmad, MMR
2. Pmad addressing. MVDPSmem, pmad, MVPDPmem, Smad
3. PA addressing. PORTRPA, Smem,
4. \*(lk) addressing.

#### 3.4.3 Accumulator Addressing:

Accumulator content is used as address to transfer data between Program and Data memory.

Ex: READA\*AR2

#### 3.4.4 Direct Addressing:

Base address + 7 bit offset value contained in instruction = 16 bit address. A page of 128 locations can be accessed without change in DP or SP. Compiler mode bit (CPL) in ST1 register is used.

If CPL = 0 selects DP

CPL = 1 selects SP,

It should be remembered that when SP is used instead of DP, the effective address is computed by adding the 7-bit offset to SP




Figure 3.7 Block diagram of the direct addressing mode for TMS320C54xx Processors.

### 3.4.1 Indirect Addressing:

□ Data space is accessed by address present in an auxiliary register.

TMS320C54xx have 8, 16 bit auxiliary register (AR0 – AR 7). Two auxiliary register arithmetic units (ARAU0 & ARAU1)

Used to access memory location in fixed step size. AR0 register is used for indexed and bit reverse addressing modes.

□ For single – operand addressing

MOD\_type of indirect addressing

ARF\_ AR used for addressing

ARP dependson(CMPT) bit in ST1

CMPT=0, Standard mode, ARP set to zero

CMPT=1, Compatibility mode, Particularly AR selected by ARP




Figure 3.8 Block diagram of the indirect addressing mode for TMS320C54xx Processors.

Operand syntax	Function
*AR <sub>x</sub>	Addr = AR <sub>x</sub> ;
*AR <sub>x</sub> -	Addr = AR <sub>x</sub> ; AR <sub>x</sub> = AR <sub>x</sub> - 1
*AR <sub>x</sub> +	Addr = AR <sub>x</sub> ; AR <sub>x</sub> = AR <sub>x</sub> + 1
*+AR <sub>x</sub>	Addr = AR <sub>x</sub> +1; AR <sub>x</sub> = AR <sub>x</sub> + 1
*AR <sub>x</sub> - 0B	Addr = AR <sub>x</sub> ; AR <sub>x</sub> = B(AR <sub>x</sub> - AR0)
*AR <sub>x</sub> - 0	Addr = Ar <sub>x</sub> ; AR <sub>x</sub> = AR <sub>x</sub> - AR0
*AR <sub>x</sub> + 0	Addr = Ar <sub>x</sub> ; AR <sub>x</sub> = AR <sub>x</sub> +AR0
*AR <sub>x</sub> + 0B	Addr = AR <sub>x</sub> ; AR <sub>x</sub> = B(AR <sub>x</sub> + AR0)
*AR <sub>x</sub> - %	Addr = AR <sub>x</sub> ; AR <sub>x</sub> = circ(AR <sub>x</sub> - 1)

*+AR - 0%	Addr = Ar <sub>x</sub> ; AR <sub>x</sub> = circ(AR <sub>x</sub> - AR0)
*AR <sub>x</sub> + %	Addr = AR <sub>x</sub> ; AR <sub>x</sub> = circ (AR <sub>x</sub> + 1)

Table3.2 Indirectaddressingoptionswithasingledata-memoryoperand.  
CircularAddressing;

- Usedinconvolution,correlationandFIRfilters.
- Acircularbufferisaslidingwindowcontainsmostrecentdata.CircularbufferofsizeRmust start on a N-bit boundary, where  $2N > R$ .
- □The circular buffer size register (BK): specifies the size of circular buffer.
- Effectivebaseaddress(EFB):ByzeroingtheNLSBsofausersselectedAR (AR<sub>x</sub>).
- □End of buffer address (EOB) : By repalcing the N LSBs of AR<sub>x</sub> with the N LSBs of BK.  
If  $0\_index+step < BK$ ;  $index=index+step$ ;  
elseif  $index+step \_BK$ ;  $index=index+step-BK$ ;

elseif index+step<0;index+step+BK




Figure 3.9 Block diagram of the circular addressing mode for TMS320C54xx Processors.




Figure 3.10 circular addressing mode implementation for TMS320C54xx Processors.

#### Bit-Reversed Addressing:

- Used for FFT algorithms.
- AR0 specifies one half of the size of the FFT.
- The value of  $AR0 = 2N - 1$ ;  $N = \text{integer FFT size} = 2N$
- $AR0 + AR(\text{selected register}) = \text{bit reverse addressing}$ .
- The carry bit propagating from left to right.

#### Dual-Operand Addressing:

Dual data-memory operand addressing is used for instruction that simultaneously perform two reads (32-bit read) or a single read (16-bit read) and a parallel store (16-bit store) indicated by two vertical bars, II. These instructions access operands using indirect addressing mode.

If in an instruction with a parallel store the source operand and the destination operand point to the same location, the source is read before writing to the destination. Only 2 bits are available in the instruction code for selecting each auxiliary register in this mode. Thus, just four of the auxiliary registers, AR2-AR5, can be used. The ARAU together with these registers, provide capability to access two operands in a single cycle. Figure 3.11 shows how an address is generated using dual data-memory operand addressing.

15-8	7-6	5-4	3-2	1-0
Opcode	Xmod	Xar	Ymod	Yar

Name	Function
Opcode	This field contains the operation code for the instruction
Xmod	Defined the type of indirect addressing mode used for accessing the Xmem operand
XAR	Xmem AR selection field defines the AR that contains the address of Xmem
Ymod	Defies the type of inderect addressing mode used for accessing the Ymem operand
Yar	Ymem AR selection field defines the AR that contains the address of Ymem

Table 3.3. Function of the different field in dual data memory operand addressing




Figure 3.11 Block diagram of the Indirect addressing options with a dual data –memory operand.

### 3.4.6. Memory-Mapped Register Addressing:

- Used to modify the memory-mapped registers without affecting the current data page
- pointer (DP) or stack-pointer (SP)
  - Overhead for writing to a register is minimal
  - Works for direct and indirect addressing
  - Scratch-pad RAM located on data PAGE0 can be modified
- STM#x, DIRECT
- STM#tbl, AR1




Figure 3.12. 16 bit memory mapped register address generation.

### 3.4.7 Stack Addressing:

- Used to automatically store the program counter during interrupts and subroutines.
- Can be used to store additional items of context or to pass data values.
- Uses a 16-bit memory-mapped register, the stack pointer (SP).
- PSHDX2





Figure 3.13. Values of stack & SP before and after operation.

### 3.5. Memory Space of TMS320C54xx Processors

- A total of 128k words extendable up to 8192k words.
- Total memory includes RAM, ROM, EPROM, EEPROM or Memory mapped peripherals.
- □ Data memory: To store data required to run programs & for external memory mapped registers.



Program memory: To store program instructions & tables used in the execution of programs.

Organized into 128 pages, each of 64k word size





Table 3.4. Function of different pin PMST register

PMST bit	Logic	On-chip memory configuration
MP/MC	0	ROM enabled
	1	ROM not available
OVLY	0	RAM in data space
	1	RAM in program space
DROM	0	ROM not in data space
	1	ROM in data space



Address ranges for on-chip DARAM in data memory are:

DARAM0: 0080h-1FFFh;	DARAM1: 2000h-3FFFh
DARAM2: 4000h-5FFFh;	DARAM3: 6000h-7FFFh
DARAM4: 8000h-9FFFh;	DARAM5: A000h-BFFFh
DARAM6: C000h-DFFFh;	DARAM7: E000h-FFFFh

Figure 3.14 Memory map for the TMS320C5416 Processor.

### 3.6. Program Control

- It contains program counter (PC), the program counter related H/W, hard stack, repeat counters & status registers.
- PC addresses memory in several ways namely:
- Branch: The PC is loaded with the immediate value following the branch instruction
- Subroutine call: The PC is loaded with the immediate value following the call instruction
- Interrupt: The PC is loaded with the address of the appropriate interrupt vector.
- Instructions such as BACC, CALA, etc ; The PC is loaded with the contents of the accumulator low word
- End of a block repeat loop: The PC is loaded with the contents of the block repeat program address start register.
- Return: The PC is loaded from the top of the stack.

#### Problems:

1. Assuming the current content of AR3 to be 200h, what will be its contents after each of the following TMS320C54xx addressing modes is used? Assume that the contents of AR0 are 20h.

- \*AR3+0
- \*AR3-0
- \*AR3+
- \*AR3
- \*AR3
- \*+AR3(40h)
- \*+AR3(-40h)

#### Solution:

- $AR3 \leftarrow AR3 + AR0; AR3 = 200h + 20h = 220h$
- $AR3 \leftarrow AR3 - AR0; AR3 = 200h - 20h = 1E0h$
- $AR3 \leftarrow AR3 + 1; AR3 = 200h + 1 = 201h$
- $AR3 \leftarrow AR3 - 1; AR3 = 200h - 1 = 1FFh$
- AR3 is not modified.  
 $AR3 = 200h$
- $AR3 \leftarrow AR3 + 40h; AR3 = 200h + 40h = 240h$
- $AR3 \leftarrow AR3 - 40h; AR3 = 200h - 40h = 1C0h$

2. Assuming the current contents of AR3 to be 200h, what will be its contents after each of the following TMS320C54xx addressing modes is used? Assume that the contents of AR0 are 20h

- a. \*AR3+0B
- b. \*AR3-0B

Solution:

- a.  $AR3 \leftarrow AR3 + AR0$  with reverse carry propagation;  $AR3 = 200h + 20h$  (with reverse carry propagation) = 220h.
- b.  $AR3 \leftarrow AR3 - AR0$  with reverse carry propagation;  $AR3 = 200h - 20h$  (with reverse carry propagation) = 23Fh.

### 3.7 On-chip peripherals:

It facilitates interfacing with external devices. The peripherals are:

- General purpose I/O pins
- A software programmable wait state generator.
- Hardware timer
- Host port interface (HPI)
- Clock generator
- Serial port

#### 3.7.1 I/O pins:

- BIO-input pin used to monitor the status of external devices.
- XF-output pin, software controlled used to signal external devices

#### 3.7.2 Software programmable wait state generator:

- Extend external bus cycles up to seven machine cycles.

#### 3.7.3 Hardware Timer

- An on-chip down counter
- Used to generate signal to initiate any interrupt or any other process

Consists of 3 memory-mapped registers:

- The timer register (TIM)
- Timer period register (PRD)
- Timer control register (TCR)
  - Prescaler block (PSC).
  - TDDR (Time Divide Down ratio)
  - TIN & TOUT

The timer register (TIM) is a 16-bit memory-mapped register that decrements at every pulse from the prescaler block (PSC).

The timer period register (PRD) is a 16-bit memory-mapped register whose contents are reloaded onto the TIM whenever the TIM decrements to zero or the

device is reset (SRESET).

The timer can also be independently reset using the TRB signal. The timer control register (TCR) is a 16-bit memory-mapped register that contains status and control bits. Table shows the functions of the various bits in the TCR.

The prescaler block is also an on-chip counter. Whenever the prescaler bits count down to 0, a clock pulse is given to the TIM register that decrements the TIM register by 1. The TDDR bits contain the divide-down ratio, which is loaded onto the prescaler block after each time the prescaler bits count down to 0.

That is to say that the 4-bit value of TDDR determines the divide-by ratio of the timer clock with respect to the system clock. In other words, the TIM decrements either at the rate of the system clock or at a rate slower than that as decided by the value of the TDDR bits. TOUT and TINT are the output signal generated as the TIM register decrements to 0. TOUT can trigger the start of the conversion signal in an ADC interfaced to the DSP.

The sampling frequency of the ADC determines how frequently it receives the TOUT signal. TINT is used to generate interrupts, which are required to service a peripheral such as a DRAM controller periodically. The timer can also be stopped, restarted, reset, or disabled by specific status bits.

Bit	Name	Function
15-12	Reserved	Reserved; always read as 0.
11	Soft	Used in conjunction with the free bit to determine the state of the timer Soft=0, the timer stops immediately. Soft=1, the timer stops when the counter decrements to 0.
10	Free	Use in conjunction with the soft bit Free=0, the soft bit selects the timer mode free=1, the timer runs free
Bit	Name	Function
9-6	PSC	Timer prescaler counter, specifies the count for the on-chip timer
5	TRB	Timer reload. Reset the on-chip timer.
4	TSS	Timer stop status, stop or starts the on-chip timer.
3-0	TDDR	Timer divide-down ration

Table 4.6. Pin details of software wait state generator




Figure 4.2. Logical block diagram of timer circuit.

### 3.8 Interrupts of TMS320C54xx Processors:

Many times, when CPU is in the midst of executing a program, a peripheral device may require a service from the CPU. In such a situation, the main program may be interrupted by a signal generated by the peripheral devices. This results in the processor suspending the main program in order to execute another program, called interrupt service routine, to service the peripheral device. On completion of the interrupt service routine, the processor returns to the main program to continue from where it left.

Interrupt may be generated either by an internal or an external device. It may also be generated by software. Not all interrupts are serviced when they occur. Only those interrupts that are called *nonmaskable* are serviced whenever they occur. Other interrupts, which are called *maskable* interrupts, are serviced only if they are enabled. There is also a priority to determine which interrupt gets serviced first if more than one interrupts occur simultaneously.

Almost all the devices of TMS320C54xx family have 32 interrupts. However, the types and the number under each type vary from device to device. Some of these interrupts are reserved for use by the CPU.

### 3.9 Pipeline operation of TMS320C54xx Processors:

The CPU of '54xx devices have a six-level-deep instruction pipeline. The six stages of the pipeline are independent of each other. This allows overlapping execution of instructions. During any given cycle, up to six different instructions can be active, each at a different stage of processing. The six levels of the pipeline structure are program prefetch, program fetch, decode, access, read and execute. 1. During program prefetch, the program address bus, PAB, is loaded with the address of the next instruction to be fetched.

2 In the fetch phase, an instruction word is fetched from the program bus, PB, and loaded into the instruction register, IR. These two phases form the instruction fetch sequence.

3 During the decode stage, the contents of the instruction register, IR are decoded to determine the type of memory access operation and the control signals required for the data-address generation unit and the CPU.

4 The access phase outputs the read operand's on the data address bus, DAB. If a second operand is required, the other data address bus, CAB, is also loaded with an appropriate address. Auxiliary registers in indirect addressing mode and the stack pointer (SP) are also updated.

5 In the read phase the data operand(s), if any, are read from the data buses, DB and CB. This phase completes the two-phase read process and starts the two phase write processes. The data address of the write operand, if any, is loaded into the data write address bus, EAB.

6 The execute phase writes the data using the data write bus, EB, and completes the




Figure 4.4. Pipeline operation of TMS320C54xx Processors  
**Pipe Flow**




Figure 4.5. Pipe flow diagram

operand write sequence. The instruction is executed in phase







